feat(mt8188): add support for PTP3

Add PTP3 driver to protect CPU from excessive voltage drop in CPU
heavy loading.

Signed-off-by: Riven Chen <riven.chen@mediatek.corp-partner.google.com>
Change-Id: I394096be43e1d1d615f99b22f38f0b3ae0bb40c1

diff --git a/plat/mediatek/drivers/ptp3/mt8188/ptp3_plat.h b/plat/mediatek/drivers/ptp3/mt8188/ptp3_plat.h
new file mode 100644 (file)
index 0000000..aa7d7ca
--- /dev/null
+++ b/plat/mediatek/drivers/ptp3/mt8188/ptp3_plat.h
@@ -0,0 +1,47 @@
+/*
+ * Copyright (c) 2022, MediaTek Inc. All rights reserved.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+
+#ifndef PTP3_PLAT_H
+#define PTP3_PLAT_H
+
+#include <lib/mmio.h>
+#include <lib/utils_def.h>
+#include <ptp3_common.h>
+
+/* CPU Info */
+#define NR_PTP3_CFG_CPU                        U(8)
+#define PTP3_CFG_CPU_START_ID_L                U(0)
+#define PTP3_CFG_CPU_START_ID_B                U(6)
+#define PTP3_CFG_CPU_END_ID            U(7)
+
+#define NR_PTP3_CFG1_DATA              U(2)
+#define PTP3_CFG1_MASK                 (0x3000)
+
+#define NR_PTP3_CFG2_DATA              U(5)
+
+#define PTP3_CFG3_MASK1                        (0x1180)
+#define PTP3_CFG3_MASK2                        (0x35C0)
+#define PTP3_CFG3_MASK3                        (0x3DC0)
+
+
+/* Central control */
+static unsigned int ptp3_cfg1[NR_PTP3_CFG1_DATA][NR_PTP3_CFG] = {
+       {0x0C53A2A0, 0x1000},
+       {0x0C53A2A4, 0x1000}
+};
+
+static unsigned int ptp3_cfg2[NR_PTP3_CFG2_DATA][NR_PTP3_CFG] = {
+       {0x0C530404, 0x3A1000},
+       {0x0C530428, 0x13E0408},
+       {0x0C530434, 0xB22800},
+       {0x0C53043C, 0x750},
+       {0x0C530440, 0x0222c4cc}
+};
+
+static unsigned int ptp3_cfg3[NR_PTP3_CFG] = {0x0C530400, 0xC00};
+static unsigned int ptp3_cfg3_ext[NR_PTP3_CFG] = {0x0C530400, 0xC00};
+
+#endif /* PTP3_PLAT_H */

diff --git a/plat/mediatek/drivers/ptp3/ptp3_common.c b/plat/mediatek/drivers/ptp3/ptp3_common.c
new file mode 100644 (file)
index 0000000..6846852
--- /dev/null
+++ b/plat/mediatek/drivers/ptp3/ptp3_common.c
@@ -0,0 +1,122 @@
+/*
+ * Copyright (c) 2022, MediaTek Inc. All rights reserved.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+
+#include <arch_helpers.h>
+#if MTK_PUBEVENT_ENABLE
+#include <lib/pm/mtk_pm.h>
+#endif
+#include <ptp3_plat.h>
+
+#define PTP3_CORE_OFT(core)    (0x800 * (core))
+
+static void ptp3_init(unsigned int core)
+{
+       unsigned int i, addr, value;
+
+       if (core < PTP3_CFG_CPU_START_ID_B) {
+               mmio_clrsetbits_32(ptp3_cfg1[0][PTP3_CFG_ADDR], PTP3_CFG1_MASK,
+                                  ptp3_cfg1[0][PTP3_CFG_VALUE]);
+       } else {
+               mmio_clrsetbits_32(ptp3_cfg1[1][PTP3_CFG_ADDR], PTP3_CFG1_MASK,
+                                  ptp3_cfg1[1][PTP3_CFG_VALUE]);
+       }
+
+       if (core < PTP3_CFG_CPU_START_ID_B) {
+               for (i = 0; i < NR_PTP3_CFG2_DATA; i++) {
+                       addr = ptp3_cfg2[i][PTP3_CFG_ADDR] + PTP3_CORE_OFT(core);
+                       value = ptp3_cfg2[i][PTP3_CFG_VALUE];
+
+                       mmio_write_32(addr, value);
+               }
+       } else {
+               for (i = 0; i < NR_PTP3_CFG2_DATA; i++) {
+                       addr = ptp3_cfg2[i][PTP3_CFG_ADDR] + PTP3_CORE_OFT(core);
+
+                       if (i == 2) {
+                               value = ptp3_cfg2[i][PTP3_CFG_VALUE] + 0x5E0;
+                       } else {
+                               value = ptp3_cfg2[i][PTP3_CFG_VALUE];
+                       }
+                       mmio_write_32(addr, value);
+               }
+       }
+
+       if (core < PTP3_CFG_CPU_START_ID_B) {
+               addr = ptp3_cfg3[PTP3_CFG_ADDR] + PTP3_CORE_OFT(core);
+               value = ptp3_cfg3[PTP3_CFG_VALUE];
+       } else {
+               addr = ptp3_cfg3_ext[PTP3_CFG_ADDR] + PTP3_CORE_OFT(core);
+               value = ptp3_cfg3_ext[PTP3_CFG_VALUE];
+       }
+       mmio_write_32(addr, value & PTP3_CFG3_MASK1);
+       mmio_write_32(addr, value & PTP3_CFG3_MASK2);
+       mmio_write_32(addr, value & PTP3_CFG3_MASK3);
+}
+
+static void pdp_proc_arm_write(unsigned int pdp_n)
+{
+       unsigned long v = 0;
+
+       dsb();
+       __asm__ volatile ("mrs %0, S3_6_C15_C2_0" : "=r" (v));
+       v |= (UL(0x0) << 52);
+       v |= (UL(0x1) << 53);
+       v |= (UL(0x0) << 54);
+       v |= (UL(0x0) << 48);
+       v |= (UL(0x1) << 49);
+       __asm__ volatile ("msr S3_6_C15_C2_0, %0" : : "r" (v));
+       dsb();
+}
+
+static void pdp_init(unsigned int pdp_cpu)
+{
+       if ((pdp_cpu >= PTP3_CFG_CPU_START_ID_B) && (pdp_cpu < NR_PTP3_CFG_CPU)) {
+               pdp_proc_arm_write(pdp_cpu);
+       }
+}
+
+void ptp3_core_init(unsigned int core)
+{
+       ptp3_init(core);
+       pdp_init(core);
+}
+
+void ptp3_core_deinit(unsigned int core)
+{
+       /* TBD */
+}
+
+#if MTK_PUBEVENT_ENABLE
+/* Handle for power on domain */
+void *ptp3_handle_pwr_on_event(const void *arg)
+{
+       if (arg != NULL) {
+               struct mt_cpupm_event_data *data = (struct mt_cpupm_event_data *)arg;
+
+               if ((data->pwr_domain & MT_CPUPM_PWR_DOMAIN_CORE) > 0) {
+                       ptp3_core_init(data->cpuid);
+               }
+       }
+       return (void *)arg;
+}
+MT_CPUPM_SUBCRIBE_EVENT_PWR_ON(ptp3_handle_pwr_on_event);
+
+/* Handle for power off domain */
+void *ptp3_handle_pwr_off_event(const void *arg)
+{
+       if (arg != NULL) {
+               struct mt_cpupm_event_data *data = (struct mt_cpupm_event_data *)arg;
+
+               if ((data->pwr_domain & MT_CPUPM_PWR_DOMAIN_CORE) > 0) {
+                       ptp3_core_deinit(data->cpuid);
+               }
+       }
+       return (void *)arg;
+}
+MT_CPUPM_SUBCRIBE_EVENT_PWR_OFF(ptp3_handle_pwr_off_event);
+#else
+#pragma message "PSCI hint not enable"
+#endif

diff --git a/plat/mediatek/drivers/ptp3/ptp3_common.h b/plat/mediatek/drivers/ptp3/ptp3_common.h
new file mode 100644 (file)
index 0000000..83ce62b
--- /dev/null
+++ b/plat/mediatek/drivers/ptp3/ptp3_common.h
@@ -0,0 +1,21 @@
+/*
+ * Copyright (c) 2022, MediaTek Inc. All rights reserved.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+
+#ifndef PTP3_COMMON_H
+#define PTP3_COMMON_H
+
+/* config enum */
+enum PTP3_CFG {
+       PTP3_CFG_ADDR,
+       PTP3_CFG_VALUE,
+       NR_PTP3_CFG,
+};
+
+/* prototype */
+void ptp3_core_init(unsigned int core);
+void ptp3_core_deinit(unsigned int core);
+
+#endif /* PTP3_COMMON_H */

diff --git a/plat/mediatek/drivers/ptp3/rules.mk b/plat/mediatek/drivers/ptp3/rules.mk
new file mode 100644 (file)
index 0000000..81d79d2
--- /dev/null
+++ b/plat/mediatek/drivers/ptp3/rules.mk
@@ -0,0 +1,16 @@
+#
+# Copyright (c) 2022, MediaTek Inc. All rights reserved.
+#
+# SPDX-License-Identifier: BSD-3-Clause
+#
+
+LOCAL_DIR := $(call GET_LOCAL_DIR)
+
+MODULE := mtk_ptp3
+
+LOCAL_SRCS-y := ${LOCAL_DIR}/ptp3_common.c
+
+PLAT_INCLUDES += -I${LOCAL_DIR}
+PLAT_INCLUDES += -I${LOCAL_DIR}/$(MTK_SOC)
+
+$(eval $(call MAKE_MODULE,$(MODULE),$(LOCAL_SRCS-y),$(MTK_BL)))

diff --git a/plat/mediatek/mt8188/platform.mk b/plat/mediatek/mt8188/platform.mk
index b509edc7d148b68c5008459de2b5c7d85323bb34..92b65e55453455f7c58c8ee38cca931143eabe1b 100644 (file)
--- a/plat/mediatek/mt8188/platform.mk
+++ b/plat/mediatek/mt8188/platform.mk
@@ -36,6 +36,7 @@ MODULES-y += $(MTK_PLAT)/drivers/iommu
 MODULES-y += $(MTK_PLAT)/drivers/mcusys
 MODULES-y += $(MTK_PLAT)/drivers/pmic
 MODULES-y += $(MTK_PLAT)/drivers/pmic_wrap
+MODULES-y += $(MTK_PLAT)/drivers/ptp3
 MODULES-y += $(MTK_PLAT)/drivers/rtc
 MODULES-y += $(MTK_PLAT)/drivers/timer
 MODULES-y += $(MTK_PLAT)/helpers