]> git.baikalelectronics.ru Git - kernel.git/commit
ASoC: rt5677: Set ADC clock to use PLL and enable ASRC
authorCurtis Malainey <cujomalainey@chromium.org>
Wed, 6 Nov 2019 01:13:35 +0000 (17:13 -0800)
committerMark Brown <broonie@kernel.org>
Mon, 11 Nov 2019 13:02:06 +0000 (13:02 +0000)
commitf6fa693b0e93d3fa88c7303bb6ef0b9b2c9b03ef
tree341e7425717c32d3e09685b9a54b07732efbb925
parent2dab6777631d15556ec6c8f3db085173b39e32af
ASoC: rt5677: Set ADC clock to use PLL and enable ASRC

Use the PLL to kept the correct 24M clock rate so frequency shift does
not occur when using the DSP VAD.

Signed-off-by: Curtis Malainey <cujomalainey@chromium.org>
Link: https://lore.kernel.org/r/20191106011335.223061-11-cujomalainey@chromium.org
Signed-off-by: Mark Brown <broonie@kernel.org>
sound/soc/codecs/rt5677.c
sound/soc/codecs/rt5677.h
sound/soc/intel/boards/bdw-rt5677.c