]> git.baikalelectronics.ru Git - kernel.git/commit
soc: sifive: ccache: determine the cache level from dts
authorZong Li <zong.li@sifive.com>
Tue, 13 Sep 2022 06:18:13 +0000 (06:18 +0000)
committerPalmer Dabbelt <palmer@rivosinc.com>
Thu, 13 Oct 2022 18:06:52 +0000 (11:06 -0700)
commite2cc3794b2e420d8dc928465f033c180b3746c58
tree321d5ce09cc0b5df627463d0b0d942963ec518f0
parent656e040499ffa9286539490e96f4265acbb2ea17
soc: sifive: ccache: determine the cache level from dts

Composable cache could be L2 or L3 cache, use 'cache-level' property of
device node to determine the level.

Signed-off-by: Zong Li <zong.li@sifive.com>
Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
Link: https://lore.kernel.org/r/20220913061817.22564-4-zong.li@sifive.com
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
drivers/soc/sifive/sifive_ccache.c