ARM: 8856/1: NOMMU: Fix CCR register faulty initialization when MPU is disabled

ARM: 8856/1: NOMMU: Fix CCR register faulty initialization when MPU is disabled

When CONFIG_ARM_MPU is not defined, the base address of v7M SCB register
is not initialized with correct value. This prevents enabling I/D caches
when the L1 cache poilcy is applied in kernel.

Fixes: 4650d85e32f59efa298b16c2ce27f6ee6a0b7141 ("ARM: 8756/1: NOMMU: Postpone MPU activation till __after_proc_init")
Signed-off-by: Tigran Tadevosyan <tigran.tadevosyan@arm.com>
Signed-off-by: Vladimir Murzin <vladimir.murzin@arm.com>
Signed-off-by: Russell King <rmk+kernel@armlinux.org.uk>