arm64; insn: Add encoder for the EXTR instruction
authorMarc Zyngier <marc.zyngier@arm.com>
Sun, 3 Dec 2017 17:47:03 +0000 (17:47 +0000)
committerMarc Zyngier <marc.zyngier@arm.com>
Mon, 19 Mar 2018 13:05:10 +0000 (13:05 +0000)
commitb88829230f67c2e1625bc435854362c6ba310b3c
tree769cc9c3900c0a8ae5d8f49172bd6d9d06f86ade
parenta1555cce9e661ee8baa3fbc5786b9a9805a65df6
arm64; insn: Add encoder for the EXTR instruction

Add an encoder for the EXTR instruction, which also implements the ROR
variant (where Rn == Rm).

Acked-by: Catalin Marinas <catalin.marinas@arm.com>
Reviewed-by: Christoffer Dall <christoffer.dall@linaro.org>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
arch/arm64/include/asm/insn.h
arch/arm64/kernel/insn.c