]> git.baikalelectronics.ru Git - kernel.git/commit
net: stmmac: dwmac-mediatek: modify csr_clk value to fix mdio read/write fail
authorBiao Huang <biao.huang@mediatek.com>
Fri, 24 May 2019 06:26:09 +0000 (14:26 +0800)
committerDavid S. Miller <davem@davemloft.net>
Sat, 25 May 2019 18:02:31 +0000 (11:02 -0700)
commita79ba081f5b9c8a4ff8ed49bdfb440fa96ea8506
tree5c28de197a879032f2fa9be19eb49c6eddad048c
parentd40746a52aecc0f1dde2879d25f9215228a99941
net: stmmac: dwmac-mediatek: modify csr_clk value to fix mdio read/write fail

1. the frequency of csr clock is 66.5MHz, so the csr_clk value should
be 0 other than 5.
2. the csr_clk can be got from device tree, so remove initialization here.

Fixes: 714bd36120ec ("stmmac: dwmac-mediatek: add support for mt2712")
Signed-off-by: Biao Huang <biao.huang@mediatek.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
drivers/net/ethernet/stmicro/stmmac/dwmac-mediatek.c