]> git.baikalelectronics.ru Git - kernel.git/commit
clk: tegra: Add PLLP_UD and PLLMB_UD for Tegra210
authorJoseph Lo <josephl@nvidia.com>
Wed, 29 May 2019 08:21:33 +0000 (16:21 +0800)
committerThierry Reding <treding@nvidia.com>
Tue, 12 May 2020 20:48:41 +0000 (22:48 +0200)
commit7e69cf393383fe7027beff8e3a68c605983e4c2d
treec5c1e23047f2282d4b60353255a367d6b040964b
parent6386ed94a35f7ecc265e8777b465d450f0536ec0
clk: tegra: Add PLLP_UD and PLLMB_UD for Tegra210

Introduce the low jitter path of PLLP and PLLMB which can be used as EMC
clock source.

Signed-off-by: Joseph Lo <josephl@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
drivers/clk/tegra/clk-tegra210.c
include/dt-bindings/clock/tegra210-car.h