]> git.baikalelectronics.ru Git - kernel.git/commit
arm64: Fix DMA range invalidation for cache line unaligned buffers
authorCatalin Marinas <catalin.marinas@arm.com>
Tue, 1 Apr 2014 17:32:55 +0000 (18:32 +0100)
committerCatalin Marinas <catalin.marinas@arm.com>
Tue, 8 Apr 2014 10:45:08 +0000 (11:45 +0100)
commit70642f6248d869981fd78ce0568cefbef7368057
treefb7c10fd49f9ee3a71a7d5c0620d3a6745a082ea
parent802143c333429c4ee084c64890f4cfa41aeda379
arm64: Fix DMA range invalidation for cache line unaligned buffers

If the buffer needing cache invalidation for inbound DMA does start or
end on a cache line aligned address, we need to use the non-destructive
clean&invalidate operation. This issue was introduced by commit
4985dbe9fbe1 (arm64: Implement coherent DMA API based on swiotlb).

Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Reported-by: Jon Medhurst (Tixy) <tixy@linaro.org>
arch/arm64/mm/cache.S