]> git.baikalelectronics.ru Git - kernel.git/commit
clk: tegra: Fix enabling of PLLE
authorThierry Reding <treding@nvidia.com>
Fri, 4 Apr 2014 13:55:15 +0000 (15:55 +0200)
committerPeter De Schrijver <pdeschrijver@nvidia.com>
Thu, 17 Apr 2014 11:12:46 +0000 (14:12 +0300)
commit683ee3271fa3239e971be00ec776e7748803df9a
treee72273317bd892e4678ee6ccf776831e863554a1
parent0a4c50ecebd9f4d1caac138a09f4bb6d015f55a4
clk: tegra: Fix enabling of PLLE

When enabling the PLLE as its final step, clk_plle_enable() would
accidentally OR in the value previously written to the PLLE_SS_CTRL
register.

Signed-off-by: Thierry Reding <treding@nvidia.com>
drivers/clk/tegra/clk-pll.c