]> git.baikalelectronics.ru Git - kernel.git/commit
drm/i915/guc: Media domain bit needed when notify GuC rc6 state
authorAlex Dai <yu.dai@intel.com>
Fri, 25 Sep 2015 18:46:56 +0000 (11:46 -0700)
committerDaniel Vetter <daniel.vetter@ffwll.ch>
Wed, 30 Sep 2015 15:15:12 +0000 (17:15 +0200)
commit1bc7ebf53dd4080d034f6dadab3ab5b9c5d40b56
tree94f192d9534985030b65c03a96c781efbb5c243b
parentc79fa34e40982483f04a63b10af1a2dab8a4e1fa
drm/i915/guc: Media domain bit needed when notify GuC rc6 state

GuC expects two bits for Render and Media domain separately when
driver sends data via host2guc SAMPLE_FORCEWAKE. Bit 0 is for
Render and bit 1 is for Media domain.

v2: Keep sync with code for WaRsDoubleRc6WrlWithCoarsePowerGating

v1: Add parameters definition to avoid magic value

Signed-off-by: Alex Dai <yu.dai@intel.com>
Reviewed-by: Tom O'Rourke <Tom.O'Rourke@intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
drivers/gpu/drm/i915/i915_guc_submission.c
drivers/gpu/drm/i915/intel_guc_fwif.h