arm64: dts: mediatek: mt8192: Mark scp_adsp clock as broken

[ Upstream commit ee5b98f747e2238acc63f48b88f72ae455759a1e ]

The scp_adsp clock controller is under the SCP_ADSP power domain. This
power domain is currently not supported nor defined.

Mark the clock controller as broken for now, to avoid the system from
trying to access it, and causing the CPU or bus to stall.

Fixes: ebf68a21692d ("arm64: dts: mediatek: Add mt8192 clock controllers")
Signed-off-by: Chen-Yu Tsai <wenst@chromium.org>
Reviewed-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Tested-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Link: https://lore.kernel.org/r/20221229101202.1655924-1-wenst@chromium.org
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
Signed-off-by: Sasha Levin <sashal@kernel.org>

diff --git a/arch/arm64/boot/dts/mediatek/mt8192.dtsi b/arch/arm64/boot/dts/mediatek/mt8192.dtsi
index 8163684a23f6e4713b77e9ea08355f58c1066d7b..7da221924e37ce51bdb86dd4a63d187c74145c78 100644 (file)
--- a/arch/arm64/boot/dts/mediatek/mt8192.dtsi
+++ b/arch/arm64/boot/dts/mediatek/mt8192.dtsi
@@ -583,6 +583,8 @@
                        compatible = "mediatek,mt8192-scp_adsp";
                        reg = <0 0x10720000 0 0x1000>;
                        #clock-cells = <1>;
+                       /* power domain dependency not upstreamed */
+                       status = "fail";
                };
 
                uart0: serial@11002000 {