clk: samsung: Add fout=196608001 Hz EPLL rate entry for exynos4412

This additional frequency is required for HDMI audio support
on Odroid U3 board.

Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>

diff --git a/drivers/clk/samsung/clk-exynos4.c b/drivers/clk/samsung/clk-exynos4.c
index edf125525a369390b4c805306fe0b7258f8feb5b..0421960eb96333048e709c4df6308c3e8338fb7b 100644 (file)
--- a/drivers/clk/samsung/clk-exynos4.c
+++ b/drivers/clk/samsung/clk-exynos4.c
@@ -1319,6 +1319,7 @@ static const struct samsung_pll_rate_table exynos4x12_apll_rates[] __initconst =
 };
 
 static const struct samsung_pll_rate_table exynos4x12_epll_rates[] __initconst = {
+       PLL_36XX_RATE(24 * MHZ, 196608001, 197, 3, 3, -25690),
        PLL_36XX_RATE(24 * MHZ, 192000000, 48, 3, 1,     0),
        PLL_36XX_RATE(24 * MHZ, 180633605, 45, 3, 1, 10381),
        PLL_36XX_RATE(24 * MHZ, 180000000, 45, 3, 1,     0),