]> git.baikalelectronics.ru Git - kernel.git/commit
RISC-V: Probe Svinval extension form ISA string
authorMayuresh Chitale <mchitale@ventanamicro.com>
Sun, 2 Oct 2022 04:48:31 +0000 (10:18 +0530)
committerAnup Patel <anup@brainfault.org>
Sun, 2 Oct 2022 04:48:31 +0000 (10:18 +0530)
commitf75b83a024988d81e956d6e696ec75ecfb253fcc
treeeca6ea9de9f583ef7dc6556491b4191e339aa648
parent6978e850d5a00a6fd54f91eda20fd8a3f74019b7
RISC-V: Probe Svinval extension form ISA string

Just like other ISA extensions, we allow callers/users to detect the
presence of Svinval extension from ISA string.

Signed-off-by: Mayuresh Chitale <mchitale@ventanamicro.com>
Signed-off-by: Anup Patel <apatel@ventanamicro.com>
Reviewed-by: Andrew Jones <ajones@ventanamicro.com>
Signed-off-by: Anup Patel <anup@brainfault.org>
arch/riscv/include/asm/hwcap.h
arch/riscv/kernel/cpu.c
arch/riscv/kernel/cpufeature.c