]> git.baikalelectronics.ru Git - kernel.git/commit
drm/i915/gvt: Handle MMIO GEN8_GAMW_ECO_DEV_RW_IA for 64K GTT
authorChangbin Du <changbin.du@intel.com>
Tue, 15 May 2018 02:35:35 +0000 (10:35 +0800)
committerZhenyu Wang <zhenyuw@linux.intel.com>
Mon, 9 Jul 2018 02:22:50 +0000 (10:22 +0800)
commited62fc5b9b7f2a86b5c48e7a248f21272f4916ca
tree5d21f64cc6f50afc3c4910b573d87d3120aeb0d2
parent7fe2b296bde7725cfc758b32a3fb5741af93af58
drm/i915/gvt: Handle MMIO GEN8_GAMW_ECO_DEV_RW_IA for 64K GTT

The register RENDER_HWS_PGA_GEN7 is renamed to GEN8_GAMW_ECO_DEV_RW_IA
from GEN8 which can control IPS enabling.

v3: MMIO control for IPS is not removed from gen9 but gen10 (Matthew Auld)
v2: IPS of all engines must be enabled together for gen9.

Signed-off-by: Changbin Du <changbin.du@intel.com>
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
drivers/gpu/drm/i915/gvt/handlers.c