]> git.baikalelectronics.ru Git - kernel.git/commit
agp/intel: fix cache control for sandybridge
authorZhenyu Wang <zhenyuw@linux.intel.com>
Tue, 2 Nov 2010 09:30:46 +0000 (17:30 +0800)
committerChris Wilson <chris@chris-wilson.co.uk>
Thu, 4 Nov 2010 09:39:50 +0000 (09:39 +0000)
commitec81d3efeb1556894eeaccd28be24726d0185259
tree8a4d083794272b7d7bf82aad75076a7722164b23
parentad847d931320dd7eac8642a2d8a1420ab39b16ae
agp/intel: fix cache control for sandybridge

This is broken from b210b5804d317f426802426462103bef809190c6.
Let's set the correct bit for LLC+MLC and LLC only.

Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
Cc: stable@kernel.org
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
drivers/char/agp/intel-gtt.c