]> git.baikalelectronics.ru Git - uboot.git/commit
riscv: ax25: cache.c: Cleanups to L1/L2 cache function used in SPL
authorYu Chien Peter Lin <peterlin@andestech.com>
Mon, 6 Feb 2023 08:10:49 +0000 (16:10 +0800)
committerLeo Yu-Chi Liang <ycliang@andestech.com>
Fri, 17 Feb 2023 11:07:48 +0000 (19:07 +0800)
commitdf3007d74ea6a75375e4b4359fdd93291bacedc6
tree0974016a0055021ce694ff5785addaf3066602f0
parente36325f84ad92f33b7871f23c612722ef845bed3
riscv: ax25: cache.c: Cleanups to L1/L2 cache function used in SPL

This patch refines L1 cache enable/disable and v5l2-cache enable
functions.

Signed-off-by: Yu Chien Peter Lin <peterlin@andestech.com>
Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>
Reviewed-by: Rick Chen <rick@andestech.com>
arch/riscv/cpu/ax25/cache.c