]> git.baikalelectronics.ru Git - kernel.git/commit
projects / kernel.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 05f1cee) | patch
MIPS: asm: r4kcache: Build flushing code for instruction cache
authorLeonid Yegoshin <Leonid.Yegoshin@imgtec.com>
Mon, 16 Dec 2013 11:24:13 +0000 (11:24 +0000)
committerRalf Baechle <ralf@linux-mips.org>
Wed, 26 Mar 2014 22:09:18 +0000 (23:09 +0100)
commitd9fba6e6020ee150623bfc0b5e4e67b02e3f9e09
tree563a98f0d83d77c4b3d414651646ef55c1cc9815tree | snapshot
parent05f1ceebf1e661045bf9a5e30923709251abeb15commit | diff
MIPS: asm: r4kcache: Build flushing code for instruction cache

Build code to invalidate an address range in the  instruction cache
using the Hit Invalidate cache operation.

Signed-off-by: Leonid Yegoshin <Leonid.Yegoshin@imgtec.com>
Signed-off-by: Markos Chandras <markos.chandras@imgtec.com>
arch/mips/include/asm/r4kcache.h diff | blob | history
Linux Kernel Source Tree.