]> git.baikalelectronics.ru Git - kernel.git/commit
clk: mediatek: Add MT8173 MMPLL change rate support
authorJames Liao <jamesjj.liao@mediatek.com>
Fri, 10 Jul 2015 08:39:34 +0000 (16:39 +0800)
committerStephen Boyd <sboyd@codeaurora.org>
Tue, 28 Jul 2015 18:58:57 +0000 (11:58 -0700)
commitcc15f8c797ca5fd3b22234bf6727df141e8fd343
treebaa25bb3aceeb8638dc98938c02ddd9ae2470ebc
parent90c0efcf624b025aff795a6cbf556716c1d632c6
clk: mediatek: Add MT8173 MMPLL change rate support

MT8173 MMPLL frequency settings are different from common PLLs.
It needs different post divider settings for some ranges of frequency.
This patch add support for MT8173 MMPLL frequency setting by adding
div-rate table to lookup suitable post divider setting under a
specified frequency.

Signed-off-by: James Liao <jamesjj.liao@mediatek.com>
Acked-by: Sascha Hauer <s.hauer@pengutronix.de>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
drivers/clk/mediatek/clk-mt8173.c
drivers/clk/mediatek/clk-mtk.h
drivers/clk/mediatek/clk-pll.c