]> git.baikalelectronics.ru Git - uboot.git/commit
riscv: ae350: dts: Fix #interrupt-cells for plic0 in 32-bit
authorBin Meng <bmeng.cn@gmail.com>
Fri, 4 Jun 2021 05:51:12 +0000 (13:51 +0800)
committerLeo Yu-Chi Liang <ycliang@andestech.com>
Thu, 17 Jun 2021 01:39:08 +0000 (09:39 +0800)
commitc3632389954aaf6bd0c337310abd7dfd88f67473
treedaf0055c9f961f0a3dad8f9139e328364307bf10
parentd927cda888c186572520269d74db8da05f710992
riscv: ae350: dts: Fix #interrupt-cells for plic0 in 32-bit

All the device nodes that refer to plic0 as their interrupt parent
have 2 cells encoded in their interrupts property, but plic0 only
provides 1 cell in #interrupt-cells which is incorrect.

Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
Reviewed-by: Rick Chen <rick@andestech.com>
Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>
arch/riscv/dts/ae350_32.dts