]> git.baikalelectronics.ru Git - kernel.git/commit
clk: sunxi: register factors clocks behind composite
authorEmilio López <emilio@elopez.com.ar>
Mon, 23 Dec 2013 03:32:32 +0000 (00:32 -0300)
committerEmilio López <emilio@elopez.com.ar>
Sat, 28 Dec 2013 20:07:42 +0000 (17:07 -0300)
commit94250d4d8b1131ff05648a21b4a734a093c23bb2
treecb8669f36dde36c379ae806f3c54e2e1c0d87efb
parente90f9c83df30b820728f39bb50dfd672ba4cf7b8
clk: sunxi: register factors clocks behind composite

This commit reworks factors clock registration to be done behind a
composite clock. This allows us to additionally add a gate, mux or
divisors, as it will be needed by some future PLLs.

Signed-off-by: Emilio López <emilio@elopez.com.ar>
Acked-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Acked-by: Mike Turquette <mturquette@linaro.org>
drivers/clk/sunxi/clk-factors.c
drivers/clk/sunxi/clk-factors.h
drivers/clk/sunxi/clk-sunxi.c