]> git.baikalelectronics.ru Git - kernel.git/commit
projects / kernel.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: cf1710d) | patch
dt-bindings: PCI: xilinx-cpm: Add Versal CPM5 Root Port
authorBharat Kumar Gogada <bharat.kumar.gogada@xilinx.com>
Tue, 5 Jul 2022 10:56:45 +0000 (16:26 +0530)
committerBjorn Helgaas <bhelgaas@google.com>
Fri, 22 Jul 2022 19:12:00 +0000 (14:12 -0500)
commit7ccd829ae08a023c88f6e02b5bb1813de6a4c245
tree3fe5e407cc19e489aa3b01dd8483f6ef771598eetree | snapshot
parentcf1710d1388cf5bd81996b258399c4907d27006ecommit | diff
dt-bindings: PCI: xilinx-cpm: Add Versal CPM5 Root Port

Xilinx Versal Premium series has CPM5 block which supports Root Port
functionality at Gen5 speed.

Add support for YAML schemas documentation for Versal CPM5 Root Port driver.

Link: https://lore.kernel.org/r/20220705105646.16980-2-bharat.kumar.gogada@xilinx.com
Signed-off-by: Bharat Kumar Gogada <bharat.kumar.gogada@xilinx.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Documentation/devicetree/bindings/pci/xilinx-versal-cpm.yaml diff | blob | history
Linux Kernel Source Tree.