]> git.baikalelectronics.ru Git - uboot.git/commit
ARM: dts: socfpga: Adjust NAND register layout on Arria10
authorMarek Vasut <marex@denx.de>
Mon, 7 May 2018 20:22:26 +0000 (22:22 +0200)
committerMarek Vasut <marex@denx.de>
Tue, 24 Jul 2018 22:13:32 +0000 (00:13 +0200)
commit739514b93a92f14f9a5e09a21e57db5e63644ee6
treee81ae5caa33279729457ea7ab0e93ff6c7ef5417
parent6296591935bd014d668e8550b3cf39ddcba22342
ARM: dts: socfpga: Adjust NAND register layout on Arria10

Adjust the NAND register size on Arria10 to reflect reality.

Signed-off-by: Marek Vasut <marex@denx.de>
Cc: Chin Liang See <chin.liang.see@intel.com>
Cc: Dinh Nguyen <dinguyen@kernel.org>
arch/arm/dts/socfpga_arria10.dtsi