]> git.baikalelectronics.ru Git - kernel.git/commit
projects / kernel.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 8f86bda) | patch
clk: renesas: r9a07g044: Add GPIO clock and reset entries
authorLad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Mon, 12 Jul 2021 19:44:20 +0000 (20:44 +0100)
committerGeert Uytterhoeven <geert+renesas@glider.be>
Mon, 19 Jul 2021 09:22:10 +0000 (11:22 +0200)
commit73553c0cbcc42c63ffc4a002acc575775968662c
tree4ddd884442b1168e5abb05ebc60a4cc4db6d6021tree | snapshot
parent8f86bda662e36c0f37ff568d35f32490b6f5c14ccommit | diff
clk: renesas: r9a07g044: Add GPIO clock and reset entries

Add GPIO clock and reset entries in CPG driver.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Biju Das <biju.das.jz@bp.renesas.com>
Link: https://lore.kernel.org/r/20210712194422.12405-4-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
drivers/clk/renesas/r9a07g044-cpg.c diff | blob | history
Linux Kernel Source Tree.