]> git.baikalelectronics.ru Git - kernel.git/commit
projects / kernel.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 01adcee) | patch
MIPS: Fix TLBR-use hazards for R2 cores in the TLB reload handlers
authorRalf Baechle <ralf@linux-mips.org>
Thu, 20 Jun 2013 12:56:17 +0000 (14:56 +0200)
committerRalf Baechle <ralf@linux-mips.org>
Fri, 21 Jun 2013 16:07:03 +0000 (18:07 +0200)
commit7073b73784aa7c957e4695dcb0dc277968ef4a22
tree7e6f7c7af7ccbeb81224eb88bc17d498fa529290tree | snapshot
parent01adcee494b991f92f83b51c95e2e06a80080005commit | diff
MIPS: Fix TLBR-use hazards for R2 cores in the TLB reload handlers

MIPS R2 documents state that an execution hazard barrier is needed
after a TLBR before reading EntryLo.

Original patch by Leonid Yegoshin <Leonid.Yegoshin@imgtec.com>.

Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Patchwork: https://patchwork.linux-mips.org/patch/5526/
arch/mips/mm/tlbex.c diff | blob | history
Linux Kernel Source Tree.