]> git.baikalelectronics.ru Git - kernel.git/commit
projects / kernel.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: fbd8b8b) | patch
clk: renesas: r8a779g0: Add watchdog clock
authorGeert Uytterhoeven <geert+renesas@glider.be>
Fri, 9 Sep 2022 09:25:12 +0000 (11:25 +0200)
committerGeert Uytterhoeven <geert+renesas@glider.be>
Sun, 18 Sep 2022 12:43:51 +0000 (14:43 +0200)
commit6b61d2c1d3c023aeef657d9bce774cbc383e9ce5
treeb11b9a8ab787399126a946d1e379b581953280f1tree | snapshot
parentfbd8b8b93947fe1d10cf95ff6126528c96ab4d4dcommit | diff
clk: renesas: r8a779g0: Add watchdog clock

Add the module clock used by the RCLK Watchdog Timer on the Renesas
R-Car V4H (R8A779G0) SoC.

Extracted from a larger patch in the BSP by Kazuya Mizuguchi.

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/a012e4449b976efbeaabebb983fa6cfc1b9329d3.1662714852.git.geert+renesas@glider.be
drivers/clk/renesas/r8a779g0-cpg-mssr.c diff | blob | history
Linux Kernel Source Tree.