]> git.baikalelectronics.ru Git - uboot.git/commit
projects / uboot.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4efc988) | patch
armv8: fsl-layerscape: Add back L3 flushing for all exception levels
authorYork Sun <york.sun@nxp.com>
Fri, 8 Sep 2017 16:33:49 +0000 (09:33 -0700)
committerYork Sun <york.sun@nxp.com>
Mon, 11 Sep 2017 15:02:13 +0000 (08:02 -0700)
commit525beb8cdd32a75283b9f1721e2d61ec9aea4df2
tree5841dcef0e5745e02dd16b8f9c9fe89c541e2d92tree | snapshot
parent4efc98826d663ac2c65364f7ca964ee0ff8034a2commit | diff
armv8: fsl-layerscape: Add back L3 flushing for all exception levels

CCN-504 HPF registers were believed to be accessible only from EL3.
However, recent tests proved otherwise. Remove checking for exception
level to re-enable L3 cache flushing for all levels.

Signed-off-by: York Sun <york.sun@nxp.com>
Tested-by: Zhao Qiang <qiang.zhao@nxp.com>
arch/arm/cpu/armv8/fsl-layerscape/lowlevel.S diff | blob | history
"Das U-Boot" Source Tree.