]> git.baikalelectronics.ru Git - kernel.git/commit
projects / kernel.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: cddfef2) | patch
clk: sunxi: add gating support to PLL1
authorEmilio López <emilio@elopez.com.ar>
Mon, 23 Dec 2013 03:32:34 +0000 (00:32 -0300)
committerEmilio López <emilio@elopez.com.ar>
Sat, 28 Dec 2013 20:08:06 +0000 (17:08 -0300)
commit51c1c4a35800e4c4107f33df3a0326052fb0f0ac
tree0c700acae95db629e0e085bc4608752e4f77b515tree | snapshot
parentcddfef2c0d346d373c3534e9538355107fe68497commit | diff
clk: sunxi: add gating support to PLL1

This commit adds gating support to PLL1 on the clock driver. This makes
the PLL1 implementation fully compatible with PLL4 as well.

Signed-off-by: Emilio López <emilio@elopez.com.ar>
Acked-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Acked-by: Mike Turquette <mturquette@linaro.org>
Documentation/devicetree/bindings/clock/sunxi.txt diff | blob | history
drivers/clk/sunxi/clk-sunxi.c diff | blob | history
Linux Kernel Source Tree.