]> git.baikalelectronics.ru Git - uboot.git/commit
phy: cadence: Sierra: Add PHY PCS common register configurations
authorSwapnil Jakhade <sjakhade@cadence.com>
Fri, 28 Jan 2022 08:11:44 +0000 (13:41 +0530)
committerTom Rini <trini@konsulko.com>
Tue, 8 Feb 2022 16:00:03 +0000 (11:00 -0500)
commit47c7bc7ae1297e850631e55de229b81d4a791454
tree0fe5d9dd4d0bb149f3f6fd30347d4a930b71aaea
parent8a66d91228ecd4dd959363fe07a8554958edf68a
phy: cadence: Sierra: Add PHY PCS common register configurations

Add PHY PCS common register configuration sequences for single link.
Update single link PCIe register sequence accordingly.

Signed-off-by: Swapnil Jakhade <sjakhade@cadence.com>
Signed-off-by: Aswath Govindraju <a-govindraju@ti.com>
drivers/phy/cadence/phy-cadence-sierra.c