]> git.baikalelectronics.ru Git - kernel.git/commit
irqchip/gic-v3: Add quirks for HIP06/07 invalid GICD_TYPER erratum 161010803
authorMarc Zyngier <maz@kernel.org>
Wed, 31 Jul 2019 16:29:33 +0000 (17:29 +0100)
committerMarc Zyngier <maz@kernel.org>
Tue, 20 Aug 2019 09:23:35 +0000 (10:23 +0100)
commit46af1f0855080574ee851800a639188c335aac7f
tree6d0c5f6095ffa9a0672f97af2a67a60d4f0c1b37
parentc941c5f18566d3b85487e170c474eabb8a513eeb
irqchip/gic-v3: Add quirks for HIP06/07 invalid GICD_TYPER erratum 161010803

It looks like the HIP06/07 SoCs have extra bits in their GICD_TYPER
registers, which confuse the GICv3.1 code (these systems appear to
expose ESPIs while they actually don't).

Detect these systems as early as possible and wipe the fields that
should be RES0 in the register.

Tested-by: John Garry <john.garry@huawei.com>
Signed-off-by: Marc Zyngier <maz@kernel.org>
Documentation/arm64/silicon-errata.rst
drivers/irqchip/irq-gic-v3.c