]> git.baikalelectronics.ru Git - kernel.git/commit
projects / kernel.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 3628003) | patch
clk: renesas: r9a07g043: Add GbEthernet clock/reset
authorBiju Das <biju.das.jz@bp.renesas.com>
Sat, 2 Apr 2022 07:46:25 +0000 (08:46 +0100)
committerGeert Uytterhoeven <geert+renesas@glider.be>
Wed, 13 Apr 2022 10:30:19 +0000 (12:30 +0200)
commit407fb4da3486d6200beea85dce4d2f1bf3caa112
tree6f92a6c5cb53e2aa408007a90bd919f856f886d1tree | snapshot
parent36280038fcd1f5928358a73b3f669cfb49b0d2b9commit | diff
clk: renesas: r9a07g043: Add GbEthernet clock/reset

Add ETH{0,1} clock/reset entries to CPG driver.

Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Reviewed-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Link: https://lore.kernel.org/r/20220402074626.25624-4-biju.das.jz@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
drivers/clk/renesas/r9a07g043-cpg.c diff | blob | history
Linux Kernel Source Tree.