]> git.baikalelectronics.ru Git - kernel.git/commit
mtd: nand: sunxi: adapt clk_rate to tWB, tADL, tWHR and tRHW timings
authorBoris Brezillon <boris.brezillon@free-electrons.com>
Wed, 11 Nov 2015 21:30:30 +0000 (22:30 +0100)
committerBoris Brezillon <boris.brezillon@free-electrons.com>
Tue, 19 Apr 2016 20:05:38 +0000 (22:05 +0200)
commit3326118006548a143bbb86b0a5d5357e3bb269c2
tree5eb62927cb19084d9b14071a54c2b24e55736634
parent9f1fd1901186bcfcdabdd8ba023abca6ceee6920
mtd: nand: sunxi: adapt clk_rate to tWB, tADL, tWHR and tRHW timings

Adapt the NAND controller clk rate to the tWB, tADL, tWHR and tRHW
timings instead of returning an error when the maximum clk divisor is
not big enough to provide an appropriate timing.

Signed-off-by: Boris Brezillon <boris.brezillon@free-electrons.com>
drivers/mtd/nand/sunxi_nand.c