]> git.baikalelectronics.ru Git - kernel.git/commit
drm/nouveau/falcon: fix base address of FBIF registers
authorAlexandre Courbot <acourbot@nvidia.com>
Thu, 26 Jan 2017 07:49:43 +0000 (16:49 +0900)
committerBen Skeggs <bskeggs@redhat.com>
Tue, 7 Mar 2017 07:05:13 +0000 (17:05 +1000)
commit2c7795ab543ae6ba23c0a8bf8effcf3d13586140
treeb32d65654f367799b149ad755e954fe259465aa4
parent79816daf5aa41ed2267b92429a796045c1131071
drm/nouveau/falcon: fix base address of FBIF registers

All falcons have their FBIF registers starting at offset 0x600, with the
exception of the PMU and NVENC engines.

Signed-off-by: Alexandre Courbot <acourbot@nvidia.com>
Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
drivers/gpu/drm/nouveau/nvkm/falcon/v1.c