]> git.baikalelectronics.ru Git - kernel.git/commit
projects / kernel.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c2ff720) | patch
drm/amdgpu: Fix incorrect register offsets for Sienna Cichlid
authorRohit Khaire <rohit.khaire@amd.com>
Fri, 4 Jun 2021 15:02:56 +0000 (11:02 -0400)
committerAlex Deucher <alexander.deucher@amd.com>
Fri, 4 Jun 2021 20:02:44 +0000 (16:02 -0400)
commit1eb2c90f4b23d2e14729df6f2a0807edd6150106
treeef6167ecd622656f0def728aa2f31636089e1c5dtree | snapshot
parentc2ff720117b75a8f4ab2e37786e1858f437a6059commit | diff
drm/amdgpu: Fix incorrect register offsets for Sienna Cichlid

RLC_CP_SCHEDULERS and RLC_SPARE_INT0 have different
offsets for Sienna Cichlid

Signed-off-by: Rohit Khaire <rohit.khaire@amd.com>
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c diff | blob | history
Linux Kernel Source Tree.