]> git.baikalelectronics.ru Git - kernel.git/commit
riscv: sifive: Add SiFive alternative ports
authorVincent Chen <vincent.chen@sifive.com>
Mon, 22 Mar 2021 14:26:04 +0000 (22:26 +0800)
committerPalmer Dabbelt <palmerdabbelt@google.com>
Mon, 26 Apr 2021 15:24:56 +0000 (08:24 -0700)
commit1bd87c4741073b9f8a47bca13795f376ab4717e9
tree6dc387216e93b22faaeb1ced56ce0b00b40aad8d
parentb97fa2d166a45b9b9cc302f286a95d145b869326
riscv: sifive: Add SiFive alternative ports

Add required ports of the Alternative scheme for SiFive.

Signed-off-by: Vincent Chen <vincent.chen@sifive.com>
Reviewed-by: Anup Patel <anup@brainfault.org>
Signed-off-by: Palmer Dabbelt <palmerdabbelt@google.com>
arch/riscv/Kconfig.erratas
arch/riscv/Kconfig.socs
arch/riscv/errata/Makefile
arch/riscv/errata/alternative.c
arch/riscv/errata/sifive/Makefile [new file with mode: 0644]
arch/riscv/errata/sifive/errata.c [new file with mode: 0644]
arch/riscv/include/asm/alternative.h