]> git.baikalelectronics.ru Git - kernel.git/commit
ARM: dts: BCM63xx: fix L2 cache properties
authorFlorian Fainelli <f.fainelli@gmail.com>
Wed, 11 Feb 2015 01:33:07 +0000 (17:33 -0800)
committerFlorian Fainelli <f.fainelli@gmail.com>
Mon, 16 Feb 2015 20:48:28 +0000 (12:48 -0800)
commit17e0b0ed20bb06670c1c25b05f3348805b53d32a
tree7d47c740185086f20de1a9f0ceccbbac58933f2b
parentc687bb41805a1238a38a086952014d5682516d9d
ARM: dts: BCM63xx: fix L2 cache properties

The L2 cache properties were completely off with respect to what the
hardware is configured for. Fix the cache-size, cache-line-size and
cache-sets to reflect the L2 cache controller we have: 512KB, 16 ways
and 32 bytes per cache-line.

Fixes: d7988150a0ed3 ("ARM: BCM63XX: add BCM63138 minimal Device Tree")
Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
arch/arm/boot/dts/bcm63138.dtsi